



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

[Handwritten Signature]

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/748,254	12/31/2003	Kazuhide Abe	OKI 394	6980
23995	7590	12/05/2005	EXAMINER	
RABIN & Berdo, PC 1101 14TH STREET, NW SUITE 500 WASHINGTON, DC 20005			COLEMAN, WILLIAM D	
			ART UNIT	PAPER NUMBER
			2823	

DATE MAILED: 12/05/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/748,254	ABE, KAZUHIDE	
	Examiner	Art Unit	
	W. David Coleman	2823	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 20 September 2005.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1-16 is/are rejected.
- 7) Claim(s) _____ is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____

DETAILED ACTION

Response to Arguments

1. Applicant's arguments, see remarks, filed September 20, 2005, with respect to 35 USC § 102 (b) rejection have been fully considered and are persuasive. The prior art rejection of Komai et al., U.S. Patent 6,479,384 B2 has been withdrawn.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:


A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

3. The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

4. Claims 1-16 are rejected under 35 U.S.C. 102(e) as being anticipated by Ryan U.S. Patent 6,410,435 B1. Please note that the Examiner is addressing the claims under the 102(e) statute so as to further prosecution.

5. Ryan teaches a semiconductor process as claimed. Please see FIGS. 1-3, where Ryan teaches the following limitations.

FIG. 2

6. Pertaining to claim 1, Ryan teaches a method of manufacturing a semiconductor device, comprising the steps of:

embedding a copper wiring layer 23 into a plug comprised of a semiconductor substrate 21;

forming a compound of copper into the copper wiring layer form thereabove (see column 2, lines 32-38);

forming a reactive layer and a barrier metal layer interdiffused with the copper wiring layer on the compound of copper; and

interdiffusing the copper compound and the reactive layer by heat treatment to thereby form an alloy layer of copper between the copper wiring layer and the barrier metal layer (please note that since copper inter-diffuses with the silicon substrate, an alloy is formed).

7. Pertaining to claim 2, Ryan teaches the method according to claim 1, wherein the compound of copper is obtained by processing the copper wiring layer according to a method selected out of nitriding, oxidizing, boronizing, sulphidizing or phosphidizing

(please note that although Ryan clearly states that oxidizing the copper is undesirable the reference teaches that copper oxide occurs above 400°C (column 4, lines 54-59).

Pertaining to claim 3, Ryan teaches a method according to claim 1, wherein the reactive layer is at least one kind of material selected from Ti, B, S, Sn, Ga, Ge, Hf, In, Mg, Ni, Nb, Pd, P, Sc, Se, Si, Zn, and Ag. (please note that Ryan teaches silicon).

8. Pertaining to claim 4, Ryan teaches the method according to claim 1, wherein a barrier metal for the barrier metal layer is a material selected from CoSn, CoZ, CoW, Ti, TiN; Ta, TaN, W, and WN (please note that Ryan teaches a barrier metal layer of Ti, W, Ta and TiN column 2, lines 6-62).


9. Pertaining to claim 5, Ryan teaches a method of manufacturing a semiconductor device, comprising the steps of:

embedding a copper wiring layer into a plug comprised of a semiconductor substrate;

forming a compound of copper into the copper wiring layer from thereabove;

forming a barrier metal layer containing a substance interdiffused with the copper wiring layer on the compound of copper; and

heat treating and allowing the compound of copper and the barrier metal layer to react by the heat treatment to thereby form an alloy layer of copper and a barrier metal layer on the copper wiring layer (see FIG. 1).



10. Pertaining to claim 6, Ryan teaches the method according to claim 5, wherein the compound of copper is obtained by processing the copper wiring layer according to a method selected out of nitriding, oxidizing, boronizing, sulphidizing or phosphidizing (please note that although Ryan clearly states that oxidizing the copper is undesirable the reference teaches that copper oxide occurs above 400°C (column 4, lines 54-59)).

11. Pertaining to claim 7, Ryan teaches the method according to claim 5, wherein the substance reacted with the copper is at least one kind of material selected from Ti, B, S, Sn, Ga, Ge, Hf, In, Mg, Ni, Nb, Pd, P, Sc, Se, Si, Zn, and Ag. (please note that Ryan teaches silicon).

12. Pertaining to claim 8, Ryan teaches the method according to claim 5, wherein a barrier metal layer is a material selected from CoSn, CoZ, CoW, Ti, TiN, Ta, TaN, W, and WN.

13. Pertaining to claim 9, Ryan teaches the method according to claim 1, wherein the copper wiring layer is buried and the compound of copper is formed on an exposed surface of the copper wiring layer (in this case, since Ryan discloses that copper interdiffuses with SiO₂, layer 10 will interdiffuse with copper 17).

14. Pertaining to claim 10, Ryan teaches the method according to claim 9, wherein the compound is formed at a surface of the semiconductor substrate (see FIG. 2).

15. Pertaining to claim 11, Ryan teaches the method according to claim 5, wherein the copper wiring layer is buried and the compound of copper is formed on an exposed surface of the copper wiring layer.

16. Pertaining to claim 12, Ryan teaches the method according to claim 11, wherein the compound of copper is formed at a surface of the semiconductor substrate.

17. Pertaining to claim 13, Ryan teaches the method according to claim 1, wherein the alloy layer of copper is not formed by an ion exchange reaction.

18. Pertaining to claim 14, Ryan teaches the method according to claim 5, wherein the alloy layer of copper is not formed by an ion exchange reaction.

19. Pertaining to claim 15, Ryan teaches the method according to claim 1, wherein the heat treatment is above 100 °C (see column 3, line 2).

20. Pertaining to claim 16, Ryan teaches the method according to claim 5, wherein the heat treatment is above 100 °C (see column 3, line 2).

Conclusion

21. Any inquiry concerning this communication or earlier communications from the examiner should be directed to W. David Coleman whose telephone number is 571-272-1856. The examiner can normally be reached on Monday-Friday 9:00 AM - 5:30 PM.

22. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

23. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

W. David Coleman
Primary Examiner
Art Unit 2823

WDC

